index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
/
techmap
/
simplemap.cc
Commit message (
Expand
)
Author
Age
*
Bugfix in mapping $tribuf to $_TBUF_
Clifford Wolf
2015-11-05
*
Import more std:: stuff into Yosys namespace
Clifford Wolf
2015-10-25
*
Added $tribuf and $_TBUF_ cell types
Clifford Wolf
2015-08-16
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
*
Added simplemap $lut support
Clifford Wolf
2015-04-27
*
Improved attributes API and handling of "src" attributes
Clifford Wolf
2015-04-24
*
Fixed simplemap for $ne cells with output width > 1
Clifford Wolf
2014-12-25
*
Improvements in simplemap api, added $ne $nex $eq $eqx support
Clifford Wolf
2014-12-24
*
Renamed extend() to extend_xx(), changed most users to extend_u0()
Clifford Wolf
2014-12-24
*
Added $dffe cell type
Clifford Wolf
2014-12-08
*
Renamed SIZE() to GetSize() because of name collision on Win32
Clifford Wolf
2014-10-10
*
namespace Yosys
Clifford Wolf
2014-09-27
*
Removed $bu0 cell type
Clifford Wolf
2014-09-04
*
Renamed $_INV_ cell type to $_NOT_
Clifford Wolf
2014-08-15
*
More cleanups related to RTLIL::IdString usage
Clifford Wolf
2014-08-02
*
Renamed port access function on RTLIL::Cell, added param access functions
Clifford Wolf
2014-07-31
*
Using log_assert() instead of assert()
Clifford Wolf
2014-07-28
*
Using new obj iterator API in a few places
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
*
Removed RTLIL::SigSpec::expand() method
Clifford Wolf
2014-07-23
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
*
Removed deprecated module->new_wire()
Clifford Wolf
2014-07-21
*
Added $slice and $concat cell types
Clifford Wolf
2014-02-07
*
Fixed undef extend for bitwise binary ops (bugs in simplemap and satgen)
Clifford Wolf
2013-12-29
*
Added new cell types to manual
Clifford Wolf
2013-12-28
*
Added $bu0 cell (for easy correct $eq/$ne mapping)
Clifford Wolf
2013-12-28
*
Using simplemap mappers from techmap
Clifford Wolf
2013-11-24
*
Added simplemap pass
Clifford Wolf
2013-11-24