summaryrefslogtreecommitdiff
path: root/passes/tests
Commit message (Expand)AuthorAge
* Imported GIT HEAD: 0.8+20190328git32bd0f2Ruben Undheim2019-03-28
* New upstream version 0.7+20180830git0b7a184Ruben Undheim2018-08-30
* Squashed commit of the following:Ruben Undheim2016-09-23
* Import more std:: stuff into Yosys namespaceClifford Wolf2015-10-25
* Added "test_cell -noeval"Clifford Wolf2015-09-25
* Re-created command-reference-manual.tex, copied some doc fixes to online helpClifford Wolf2015-08-14
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-14
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Renamed "aig" to "aigmap"Clifford Wolf2015-06-10
* Fixed cellaigs port extendingClifford Wolf2015-06-10
* Replaced ezDefaultSAT with ezSatPtrClifford Wolf2015-02-21
* Some test related fixesClifford Wolf2015-02-12
* Added ENABLE_NDEBUG makefile optionsClifford Wolf2015-01-24
* Replaced std::unordered_map as implementation for Yosys::dictClifford Wolf2014-12-26
* Added "test_cell -muxdiv"Clifford Wolf2014-12-25
* Added "test_cell -w" featureClifford Wolf2014-12-25
* Fixed typo in test_cellClifford Wolf2014-10-18
* Renamed SIZE() to GetSize() because of name collision on Win32Clifford Wolf2014-10-10
* namespace YosysClifford Wolf2014-09-27
* Added "test_abcloop" commandClifford Wolf2014-09-19
* Added $lcu cell typeClifford Wolf2014-09-08
* Added "$fa" cell typeClifford Wolf2014-09-08
* Added "test_cell -const"Clifford Wolf2014-09-08
* Added "test_cell -nosat"Clifford Wolf2014-09-07
* Various bug fixes (related to $macc model testing)Clifford Wolf2014-09-06
* Added $macc SAT modelClifford Wolf2014-09-06
* Added $macc cell typeClifford Wolf2014-09-06
* Added "test_cell -script"Clifford Wolf2014-09-06
* Removed $bu0 cell typeClifford Wolf2014-09-04
* Fixed "test_cells -vlog"Clifford Wolf2014-09-03
* Improvements in "test_cell -vlog"Clifford Wolf2014-09-02
* Added test_cell -vlogClifford Wolf2014-09-02
* Added SAT testing to test_cell eval stageClifford Wolf2014-09-02
* Added $alu support to test_cellClifford Wolf2014-09-01
* Added "test_cell -simlib -v"Clifford Wolf2014-09-01
* Added eval testing to test_cellClifford Wolf2014-08-31
* Added $lut support in test_cell, techmap, satgenClifford Wolf2014-08-31
* Changed backend-api from FILE to std::ostreamClifford Wolf2014-08-23
* Added "test_cell -s <seed>"Clifford Wolf2014-08-16
* RIP $safe_pmuxClifford Wolf2014-08-14
* More cleanups related to RTLIL::IdString usageClifford Wolf2014-08-02
* Added "test_autotb -n <num_iter>" optionClifford Wolf2014-08-01
* Renamed port access function on RTLIL::Cell, added param access functionsClifford Wolf2014-07-31
* Added "techmap -assert"Clifford Wolf2014-07-31
* Improvements in test_cellClifford Wolf2014-07-30
* Added "test_cell" commandClifford Wolf2014-07-29
* Renamed "write_autotest" to "test_autotb" and moved to passes/tests/Clifford Wolf2014-07-29