index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
Commit message (
Collapse
)
Author
Age
*
Fixed some visual studio warnings
Clifford Wolf
2016-02-13
|
*
Added "int ceil_log2(int)" function
Clifford Wolf
2016-02-13
|
*
Added "stat -liberty" for calculating chip area
Clifford Wolf
2016-02-04
|
*
Improved dffsr2dff pass
Clifford Wolf
2016-02-02
|
*
Added dffsr2dff
Clifford Wolf
2016-02-02
|
*
Use alphanumerical order instead of idstring idx in opt_clean compare_signals()
Clifford Wolf
2016-02-02
|
*
Added "abc -luts" option, Improved Xilinx logic mapping
Clifford Wolf
2016-02-01
|
*
Improvements in dfflibmap (FFs with Q/QN outputs, DFFs from ADFFs)
Clifford Wolf
2016-02-01
|
*
More clang sanitizer stuff
Clifford Wolf
2016-01-31
|
*
Added "equiv_struct -fwonly"
Clifford Wolf
2016-01-08
|
*
Bugfixes in equiv_struct
Clifford Wolf
2016-01-08
|
*
Added "submod -copy"
Clifford Wolf
2016-01-08
|
*
Added "equiv_struct -maxiter <N>"
Clifford Wolf
2016-01-06
|
*
Added "equiv_add -try" mode
Clifford Wolf
2016-01-06
|
*
Fixed "splitnets -ports" for hierarchical designs
Clifford Wolf
2015-12-22
|
*
Added %R select expression
Clifford Wolf
2015-12-20
|
*
Improved proc_mux performance for huge always blocks
Clifford Wolf
2015-12-02
|
*
Added torder command
Clifford Wolf
2015-11-19
|
*
Added "abc -g"
Clifford Wolf
2015-11-10
|
*
Fix a segfault in dffinit when the value has too few bits
Marcus Comstedt
2015-11-08
|
|
|
|
|
The code was already trying to add the required number of bits, but fell one short of the mark.
*
Added "singleton" pass
Clifford Wolf
2015-11-07
|
*
Bugfix in mapping $tribuf to $_TBUF_
Clifford Wolf
2015-11-05
|
*
Bugfix in memory_dff
Clifford Wolf
2015-10-31
|
*
Improvements in wreduce
Clifford Wolf
2015-10-31
|
*
Use mfp<> in equiv_mark
Clifford Wolf
2015-10-27
|
*
Improvements in equiv_struct
Clifford Wolf
2015-10-25
|
*
Major refactoring of equiv_struct
Clifford Wolf
2015-10-25
|
*
Import more std:: stuff into Yosys namespace
Clifford Wolf
2015-10-25
|
*
Added "equiv_add -cell"
Clifford Wolf
2015-10-25
|
*
equiv_struct now creates equiv_merged attributes
Clifford Wolf
2015-10-25
|
*
Improvements in equiv_struct
Clifford Wolf
2015-10-24
|
*
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
Clifford Wolf
2015-10-24
|
*
improvement in "stat"
Clifford Wolf
2015-10-24
|
*
equiv_purge bugfix, using SigChunk in Yosys namespace
Clifford Wolf
2015-10-24
|
*
Fixed handling of driver-driver conflicts in wreduce
Clifford Wolf
2015-10-24
|
*
Added equiv_mark command
Clifford Wolf
2015-10-23
|
*
Disabled "Skipping blackbox module" msg in show command
Clifford Wolf
2015-10-23
|
*
Also merge $equiv cells in equiv_struct
Clifford Wolf
2015-10-23
|
*
Improvements in equiv_struct
Clifford Wolf
2015-10-23
|
*
Added equiv_purge
Clifford Wolf
2015-10-22
|
*
Added equiv_struct command
Clifford Wolf
2015-10-21
|
*
Improved inout handling in equiv_make
Clifford Wolf
2015-10-21
|
*
Bugfixes in handling of "keep" attribute on wires
Clifford Wolf
2015-10-15
|
*
Fixed "flatten" for unconnected inout ports
Clifford Wolf
2015-10-13
|
*
Added edgetypes command
Clifford Wolf
2015-09-27
|
*
Some cleanups in qwp
Clifford Wolf
2015-09-26
|
*
Added "test_cell -noeval"
Clifford Wolf
2015-09-25
|
*
Added wreduce $mul support and fixed signed $mul opt_const bug
Clifford Wolf
2015-09-25
|
*
Bugfix in bram read-enable code
Clifford Wolf
2015-09-25
|
*
Added read-enable to memory model
Clifford Wolf
2015-09-25
|
[next]