summaryrefslogtreecommitdiff
path: root/passes
Commit message (Expand)AuthorAge
* Tighter integration of ABC buildClifford Wolf2013-11-27
* Started implementing undef support in "sat" commandClifford Wolf2013-11-25
* Bugfixes in new "stat" commandClifford Wolf2013-11-25
* Added "stat" commandClifford Wolf2013-11-25
* Improvements in satgen undef handlingClifford Wolf2013-11-25
* Improvements in satgen undef handlingClifford Wolf2013-11-25
* Started implementing undef handling in satgenClifford Wolf2013-11-25
* Using simplemap mappers from techmapClifford Wolf2013-11-24
* Added simplemap passClifford Wolf2013-11-24
* Added module->avail_parameters (for advanced techmap features)Clifford Wolf2013-11-24
* Added techmap -D and -I optionsClifford Wolf2013-11-24
* Added "techmap -share_map" optionClifford Wolf2013-11-24
* Remove auto_wire framework (smarter than the verilog standard)Clifford Wolf2013-11-24
* Implemented correct handling of signed module parametersClifford Wolf2013-11-24
* Fixed "flatten" top-module detection: Only use on fully selected designsClifford Wolf2013-11-24
* Added "top" attribute to mark top module in hierarchyClifford Wolf2013-11-24
* Improved handling of techmap special wiresClifford Wolf2013-11-23
* Added more generic _TECHMAP_ wire mechanism to techmap passClifford Wolf2013-11-23
* Renamed "placeholder" to "blackbox"Clifford Wolf2013-11-22
* Updated abcClifford Wolf2013-11-21
* Major improvements in mem2reg and added "init" sync rulesClifford Wolf2013-11-21
* Fixed a bug in "add -global_input"Clifford Wolf2013-11-21
* Added "proc_arst -global_arst" featureClifford Wolf2013-11-20
* Added "add" command (only wires for now)Clifford Wolf2013-11-20
* Renamed temp module generated by "abc" pass from "logic" to "netlist"Clifford Wolf2013-11-19
* Fixed abc pass blif parser for constant bitsClifford Wolf2013-11-13
* Cleanups and bugfixes in response to new internal cell checkerClifford Wolf2013-11-11
* Call internal checker more oftenClifford Wolf2013-11-10
* Improved user-friendliness of "sat" and "eval" expression parsingClifford Wolf2013-11-09
* Added verification of SAT model to "eval -vloghammer_report" commandClifford Wolf2013-11-09
* Fixed keep attribute on wires in opt_cleanClifford Wolf2013-11-08
* Renamed extend_un0() to extend_u0() and use it in genrtlilClifford Wolf2013-11-07
* Fixed type of sign extension in opt_const $eq/$ne handlingClifford Wolf2013-11-07
* Fixed $eq/$ne bitwise optimization in opt_constClifford Wolf2013-11-07
* Added handling of unconnected/unspecified signals to eval -vloghammer_reportClifford Wolf2013-11-06
* Added correct RTL undef handling to eval vloghammer modeClifford Wolf2013-11-06
* Added eval -vloghammer_report modeClifford Wolf2013-11-06
* Added support for "keep" attributes on wiresClifford Wolf2013-11-05
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2013-11-03
|\
| * Added resolution of positional arguments to hierarchy passClifford Wolf2013-11-03
* | Added placeholder check to dfflibmap and cleaned up some other placeholder ch...Clifford Wolf2013-10-31
|/
* Added detection for endless recursion in fsm_detect passClifford Wolf2013-10-30
* Fixed help message typo (memory pass)Clifford Wolf2013-10-30
* Added -format option to splitnetsClifford Wolf2013-10-29
* Added support for i/o buffers to iopadmapClifford Wolf2013-10-26
* Added support for sr flip-flops to dfflibmapClifford Wolf2013-10-24
* Added support for complex set-reset flip-flops in proc_dffClifford Wolf2013-10-24
* Fixed handling of boolean attributes (passes)Clifford Wolf2013-10-24
* Improved handling of dff with async resetsClifford Wolf2013-10-21
* Added handling of multiple async paths in proc_arstClifford Wolf2013-10-19