yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Added abc -keepff option	Clifford Wolf	2014-02-14
\|
*	updated default ABC command strings	Clifford Wolf	2014-02-13
\|
*	Updated ABC	Clifford Wolf	2014-02-13
\|
*	Implemented read_verilog -defer	Clifford Wolf	2014-02-13
\|
*	Removed double blanks in ABC default command sequences	Clifford Wolf	2014-02-13
\|
*	Updated ABC and some related changes	Clifford Wolf	2014-02-13
\|
*	Updated ABC to rev e97a6e1d59b9	Clifford Wolf	2014-02-12
\|
*	Various improvements in expose command (added -sep and -cut)	Clifford Wolf	2014-02-09
\|
*	Added delete {-input\|-output\|-port}	Clifford Wolf	2014-02-09
\|
*	Bugfix in delete command	Clifford Wolf	2014-02-09
\|
*	Fixed handling of async reset in expose -evert-dff	Clifford Wolf	2014-02-08
\|
*	Build fixes for log cmd	Clifford Wolf	2014-02-08
\|
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-02-08
\|\
\| *	added "log" command	Johann Glaser	2014-02-08
\| \|
* \|	Implemented expose -evert-dff	Clifford Wolf	2014-02-08
\| \|
* \|	Fixed bug in collecting of RD_TRANSPARENT parameter in memory_collect	Clifford Wolf	2014-02-08
\|/
*	Added various new options to splice command	Clifford Wolf	2014-02-08
\|
*	Added %a select operator	Clifford Wolf	2014-02-08
\|
*	Moved some passes to other source directories	Clifford Wolf	2014-02-08
\|
*	Added support for "keep" attribute to abc pass	Clifford Wolf	2014-02-08
\|
*	Added opt -purge (frontend to opt_clean -purge)	Clifford Wolf	2014-02-08
\|
*	Only count non-trivial attributes when findinf master signal in opt_clean	Clifford Wolf	2014-02-08
\|
*	Now also move net labes to the right position in splice cmd	Clifford Wolf	2014-02-08
\|
*	Improved detection of primary wire for a signal in opt_clean	Clifford Wolf	2014-02-07
\|
*	Added splice command	Clifford Wolf	2014-02-07
\|
*	Added log_header() to splitnets	Clifford Wolf	2014-02-07
\|
*	Added $slice and $concat cell types	Clifford Wolf	2014-02-07
\|
*	Re-enabled abc "retime" after sorting yout the yosys-bigsim problem	Clifford Wolf	2014-02-07
\|
*	Fixed use of "cmd_error" in passes/cmds/design.cc	Clifford Wolf	2014-02-07
\|
*	Disabled ABC retime for now (elliptic_curve_group testcase in yosys-bigsim ↵	Clifford Wolf	2014-02-06
\| \| \| \|	failed)
*	Added "retime" to standard ABC recipes	Clifford Wolf	2014-02-06
\|
*	Added copy command	Clifford Wolf	2014-02-06
\|
*	Added design -stash/-copy-from/-copy-to	Clifford Wolf	2014-02-06
\|
*	Added support for s: select expressions (wire width)	Clifford Wolf	2014-02-06
\|
*	Added i:, o:, and x: selection pattern	Clifford Wolf	2014-02-06
\|
*	Added support for %m selection op	Clifford Wolf	2014-02-06
\|
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-02-06
\|\
\| *	new %s: add sub-modules to selection	Johann Glaser	2014-02-06
\| \|
* \|	Added generic RTLIL::SigSpec::parse_sel() with support for selection variables	Clifford Wolf	2014-02-06
\|/
*	Added support for sat -show @<sel_name>	Clifford Wolf	2014-02-06
\|
*	Added sat -set-init-def and sat -tempinduct-def	Clifford Wolf	2014-02-06
\|
*	Added opt_const -undriven	Clifford Wolf	2014-02-06
\|
*	Added expose -dff	Clifford Wolf	2014-02-06
\|
*	Changed techmap description from "simple" to "generic"	Clifford Wolf	2014-02-06
\|
*	Added miter -make_outcmp	Clifford Wolf	2014-02-06
\|
*	Added sat -set-init-zero support	Clifford Wolf	2014-02-06
\|
*	Added sat -verify and -falsify support for non-prove cases	Clifford Wolf	2014-02-06
\|
*	Added expose command	Clifford Wolf	2014-02-05
\|
*	Simplified select "Assertation failed" message generation	Clifford Wolf	2014-02-05
\|
*	Merge branch 'master' of github.com:cliffordwolf/yosys	Clifford Wolf	2014-02-05
\|\