summaryrefslogtreecommitdiff
path: root/techlibs/common/Makefile.inc
Commit message (Expand)AuthorAge
* Imported GIT HEAD: 0.8+20190328git32bd0f2Ruben Undheim2019-03-28
* New upstream version 0.7+20180830git0b7a184Ruben Undheim2018-08-30
* Added "prep" commandClifford Wolf2015-10-14
* Added first help messages for cell typesClifford Wolf2015-10-14
* Adjust makefiles to work with out-of-tree buildsClifford Wolf2015-08-12
* Added cells.libClifford Wolf2015-01-16
* Added add_share_file Makefile macroClifford Wolf2015-01-08
* Fixed build with SMALL=1Clifford Wolf2014-12-30
* Added "synth" commandClifford Wolf2014-09-14
* Added adff2dff.v (for techmap -share_map)Clifford Wolf2014-08-07
* Renamed "stdcells.v" to "techmap.v"Clifford Wolf2014-07-31
* Added "make PRETTY=1"Clifford Wolf2014-07-24
* Merged addition of SED makefile variable from github.com/Siesh1oo/yosysClifford Wolf2014-03-11
* Added techlibs/common/pmux2mux.vClifford Wolf2014-01-17
* Renamed stdcells_sim.v to simcells.v and fixed blackbox.vClifford Wolf2013-11-24
* Install simlib in datdirClifford Wolf2013-11-19
* Moved common techlib files to techlibs/commonClifford Wolf2013-09-15