index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
techlibs
/
common
/
simcells.v
Commit message (
Expand
)
Author
Age
*
Imported GIT HEAD: 0.8+20190328git32bd0f2
Ruben Undheim
2019-03-28
*
New upstream version 0.7+20180830git0b7a184
Ruben Undheim
2018-08-30
*
Imported yosys 0.7
Ruben Undheim
2016-11-03
*
Progress in cell library documentation
Clifford Wolf
2016-02-01
*
Progress on cell help messages
Clifford Wolf
2015-10-20
*
Progress on cell help messages
Clifford Wolf
2015-10-17
*
Added more cell descriptions
Clifford Wolf
2015-10-14
*
Added first help messages for cell types
Clifford Wolf
2015-10-14
*
Added $tribuf and $_TBUF_ sim models
Clifford Wolf
2015-08-16
*
Another block of spelling fixes
Larry Doolittle
2015-08-14
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
*
Added $_MUX4_, $_MUX8_, and $_MUX16_ cell types
Clifford Wolf
2015-04-05
*
Added $_DFFE_??_ cell types
Clifford Wolf
2014-12-08
*
Added $_BUF_ cell type
Clifford Wolf
2014-10-03
*
Added additional gate types: $_NAND_ $_NOR_ $_XNOR_ $_AOI3_ $_OAI3_ $_AOI4_ $...
Clifford Wolf
2014-08-16
*
Renamed $_INV_ cell type to $_NOT_
Clifford Wolf
2014-08-15
*
Renamed "stdcells.v" to "techmap.v"
Clifford Wolf
2014-07-31
*
Added support for dlatchsr cells
Clifford Wolf
2014-03-31
*
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
Clifford Wolf
2013-11-24