index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
techlibs
/
common
/
simlib.v
Commit message (
Expand
)
Author
Age
*
Added $equiv cell type
Clifford Wolf
2015-01-19
*
Progress in memory_bram
Clifford Wolf
2015-01-03
*
Added proper clkpol support to memory_bram
Clifford Wolf
2015-01-02
*
New $mem simlib model
Clifford Wolf
2015-01-02
*
Fixed simlib entries for $memrd and $memwr
Clifford Wolf
2014-12-30
*
Added $dffe cell type
Clifford Wolf
2014-12-08
*
Fixed $macc simlib model for zero-config
Clifford Wolf
2014-09-16
*
Fixed simlib $macc model for xilinx xsim
Clifford Wolf
2014-09-08
*
Simplified $fa undef model
Clifford Wolf
2014-09-08
*
Fixes and cleanups for blackbox.v
Clifford Wolf
2014-09-08
*
Added $lcu cell type
Clifford Wolf
2014-09-08
*
Added "$fa" cell type
Clifford Wolf
2014-09-08
*
Various bug fixes (related to $macc model testing)
Clifford Wolf
2014-09-06
*
Added $macc SAT model
Clifford Wolf
2014-09-06
*
Added $macc simlib model (also use as techmap rule for now)
Clifford Wolf
2014-09-06
*
Removed $bu0 cell type
Clifford Wolf
2014-09-04
*
Undef-related fixes in simlib $alu model
Clifford Wolf
2014-09-02
*
Small bug fixes in $not, $neg, and $shiftx models
Clifford Wolf
2014-09-02
*
Fixed "test_cell -simlib all"
Clifford Wolf
2014-09-01
*
Added $alu cell type
Clifford Wolf
2014-08-30
*
Renamed $lut ports to follow A-Y naming scheme
Clifford Wolf
2014-08-15
*
RIP $safe_pmux
Clifford Wolf
2014-08-14
*
Bugfix in simlib.v for iverilog
Clifford Wolf
2014-07-29
*
Added $shift and $shiftx cell types (needed for correct part select behavior)
Clifford Wolf
2014-07-29
*
Fixed simlib.v model for $mem
Clifford Wolf
2014-07-17
*
Updated simlib to new $mem/$memwr interface
Clifford Wolf
2014-07-16
*
Added SIMLIB_NOLUT to simlib.v
Clifford Wolf
2014-04-02
*
Added SIMLIB_NOSR to simlib.v
Clifford Wolf
2014-04-02
*
Added support for dlatchsr cells
Clifford Wolf
2014-03-31
*
Added $slice and $concat cell types
Clifford Wolf
2014-02-07
*
Added TRANSPARENT parameter to $memrd (and RD_TRANSPARENT to $mem)
Clifford Wolf
2014-02-03
*
More changes to techlibs/common/simlib.v for LEC
Clifford Wolf
2014-01-31
*
Major rewrite of techlibs/common/simlib.v for LEC (cadance conformal)
Clifford Wolf
2014-01-29
*
Added $assert cell
Clifford Wolf
2014-01-19
*
Fixed $lut simlib model for a wider range of tools
Clifford Wolf
2014-01-18
*
More changes to simlib to make it friendlier to a wider range of tools
Clifford Wolf
2014-01-18
*
Fixed a type in $mem model in simlib.v
Clifford Wolf
2014-01-18
*
Added $bu0 cell to simlib.v
Clifford Wolf
2014-01-18
*
Added support for non-const === and !== (for miter circuits)
Clifford Wolf
2013-12-27
*
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
Clifford Wolf
2013-11-24
*
Cleanups and bugfixes in response to new internal cell checker
Clifford Wolf
2013-11-11
*
Added $sr, $dffsr and $dlatch cell types
Clifford Wolf
2013-10-18
*
Moved common techlib files to techlibs/common
Clifford Wolf
2013-09-15