path: root/techlibs/common/simlib.v
Commit message (Expand)AuthorAge
* More changes to techlibs/common/simlib.v for LECClifford Wolf2014-01-31
* Major rewrite of techlibs/common/simlib.v for LEC (cadance conformal)Clifford Wolf2014-01-29
* Added $assert cellClifford Wolf2014-01-19
* Fixed $lut simlib model for a wider range of toolsClifford Wolf2014-01-18
* More changes to simlib to make it friendlier to a wider range of toolsClifford Wolf2014-01-18
* Fixed a type in $mem model in simlib.vClifford Wolf2014-01-18
* Added $bu0 cell to simlib.vClifford Wolf2014-01-18
* Added support for non-const === and !== (for miter circuits)Clifford Wolf2013-12-27
* Renamed stdcells_sim.v to simcells.v and fixed blackbox.vClifford Wolf2013-11-24
* Cleanups and bugfixes in response to new internal cell checkerClifford Wolf2013-11-11
* Added $sr, $dffsr and $dlatch cell typesClifford Wolf2013-10-18
* Moved common techlib files to techlibs/commonClifford Wolf2013-09-15