summaryrefslogtreecommitdiff
path: root/techlibs/simlib.v
Commit message (Expand)AuthorAge
* Moved common techlib files to techlibs/commonClifford Wolf2013-09-15
* Added $lut cells and abc lut mapping supportClifford Wolf2013-07-23
* Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.vClifford Wolf2013-04-07
* Tiny bugfix in simlib.vClifford Wolf2013-03-26
* More support code for $sr cellsClifford Wolf2013-03-14
* initial importClifford Wolf2013-01-05