Commit message (Collapse) | Author | Age | |
---|---|---|---|
* | Switched to Python 3 | Clifford Wolf | 2015-08-22 |
| | |||
* | Another bugfix for ice40 and xilinx brams_init make rules | Clifford Wolf | 2015-08-16 |
| | |||
* | Fixed Makefile rules for generated share files | Clifford Wolf | 2015-08-16 |
| | |||
* | Adjust makefiles to work with out-of-tree builds | Clifford Wolf | 2015-08-12 |
| | | | | This is based on work done by Larry Doolittle | ||
* | Verific build fixes | Clifford Wolf | 2015-05-17 |
| | |||
* | Towards DRAM support in Xilinx flow | Clifford Wolf | 2015-04-09 |
| | |||
* | Added support for initialized xilinx brams | Clifford Wolf | 2015-04-06 |
| | |||
* | Added Xilinx bram black-box modules | Clifford Wolf | 2015-04-06 |
| | |||
* | Various cleanups in xilinx techlib | Clifford Wolf | 2015-01-18 |
| | |||
* | Added MUXCY and XORCY support to synth_xilinx | Clifford Wolf | 2015-01-17 |
| | |||
* | Added add_share_file Makefile macro | Clifford Wolf | 2015-01-08 |
| | |||
* | Towards Xilinx bram support | Clifford Wolf | 2015-01-04 |
| | |||
* | Added "make PRETTY=1" | Clifford Wolf | 2014-07-24 |
| | |||
* | Added synth_xilinx command | Clifford Wolf | 2013-10-27 |