| Commit message (Expand) | Author | Age | |
|---|---|---|---|
| * | Various cleanups in xilinx techlib | Clifford Wolf | 2015-01-18 |
| * | Added more FF types to xilinx/cells.v | Clifford Wolf | 2015-01-16 |
| * | Added Xilinx MUXF7 and MUXF8 support | Clifford Wolf | 2015-01-15 |
| * | Renamed $lut ports to follow A-Y naming scheme | Clifford Wolf | 2014-08-15 |
| * | Added more generic _TECHMAP_ wire mechanism to techmap pass | Clifford Wolf | 2013-11-23 |
| * | Renamed techlibs/xilinx7 to techlibs/xilinx | Clifford Wolf | 2013-10-26 |
 |
index : yosys | |
| Debian dgit repo for package yosys |
| summaryrefslogtreecommitdiff |