index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
techlibs
/
xilinx
Commit message (
Expand
)
Author
Age
...
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
*
Various small improvements to synth_xilinx
Clifford Wolf
2015-01-06
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
*
Towards Xilinx bram support
Clifford Wolf
2015-01-06
*
Towards Xilinx bram support
Clifford Wolf
2015-01-05
*
Towards Xilinx bram support
Clifford Wolf
2015-01-04
*
Progress in memory_bram
Clifford Wolf
2014-12-31
*
Added memory_bram (not functional yet)
Clifford Wolf
2014-12-31
*
namespace Yosys
Clifford Wolf
2014-09-27
*
Renamed $lut ports to follow A-Y naming scheme
Clifford Wolf
2014-08-15
*
Added "make PRETTY=1"
Clifford Wolf
2014-07-24
*
Added "techmap -share_map" option
Clifford Wolf
2013-11-24
*
Fixed xilinx/example_sim_counter test bench
Clifford Wolf
2013-11-24
*
Added more generic _TECHMAP_ wire mechanism to techmap pass
Clifford Wolf
2013-11-23
*
[EXAMPLES] Ported the mojo counter example to Zynq ZED board.
James Walmsley
2013-10-27
*
Cleanups in xilinx examples
Clifford Wolf
2013-10-27
*
Added synth_xilinx command
Clifford Wolf
2013-10-27
*
Moved simple xilinx counter sim example to subdir
Clifford Wolf
2013-10-27
*
Xilinx mojo_counter example is now working
Clifford Wolf
2013-10-27
*
Renamed techlibs/xilinx7 to techlibs/xilinx
Clifford Wolf
2013-10-26
[prev]