summaryrefslogtreecommitdiff
path: root/techlibs
Commit message (Expand)AuthorAge
* Added "make mklibyosys", some minor API changesClifford Wolf2015-02-01
* Added "fsm -encfile"Clifford Wolf2015-01-30
* Fixed xilinx FDSE sim modelClifford Wolf2015-01-24
* Added $equiv cell typeClifford Wolf2015-01-19
* Various cleanups in xilinx techlibClifford Wolf2015-01-18
* Refactoring of memory_bram and xilinx bramsClifford Wolf2015-01-18
* Added synth_xilinx -retime -flattenClifford Wolf2015-01-17
* Added MUXCY and XORCY support to synth_xilinxClifford Wolf2015-01-17
* Added cells.libClifford Wolf2015-01-16
* Added dff2dffe to synth_xilinxClifford Wolf2015-01-16
* Added more FF types to xilinx/cells.vClifford Wolf2015-01-16
* Fixed xilinx bram clock inverted configClifford Wolf2015-01-16
* Added FF cells to xilinx/cells_sim.vClifford Wolf2015-01-16
* Added Xilinx MUXF7 and MUXF8 supportClifford Wolf2015-01-15
* Various cleanups in synth_xilinx commandClifford Wolf2015-01-13
* Added add_share_file Makefile macroClifford Wolf2015-01-08
* added minimalistic xilinx sim modelsClifford Wolf2015-01-08
* More Xilinx bram cleanupsClifford Wolf2015-01-07
* Cleanups in xilinx bram descriptionsClifford Wolf2015-01-07
* Xilinx RAMB36/RAMB18 memory_bram support completeClifford Wolf2015-01-06
* Towards Xilinx bram supportClifford Wolf2015-01-06
* small fix in xilinx/brams.vClifford Wolf2015-01-06
* Towards Xilinx bram supportClifford Wolf2015-01-06
* Various small improvements to synth_xilinxClifford Wolf2015-01-06
* Towards Xilinx bram supportClifford Wolf2015-01-06
* Towards Xilinx bram supportClifford Wolf2015-01-06
* Towards Xilinx bram supportClifford Wolf2015-01-05
* Towards Xilinx bram supportClifford Wolf2015-01-04
* Progress in memory_bramClifford Wolf2015-01-03
* Added proper clkpol support to memory_bramClifford Wolf2015-01-02
* New $mem simlib modelClifford Wolf2015-01-02
* Progress in memory_bramClifford Wolf2014-12-31
* Added memory_bram (not functional yet)Clifford Wolf2014-12-31
* Fixed simlib entries for $memrd and $memwrClifford Wolf2014-12-30
* Fixed build with SMALL=1Clifford Wolf2014-12-30
* Improvements in simplemap api, added $ne $nex $eq $eqx supportClifford Wolf2014-12-24
* Removed UTF-8 chars from techmap.vClifford Wolf2014-12-12
* Added $dffe cell typeClifford Wolf2014-12-08
* Added $_DFFE_??_ cell typesClifford Wolf2014-12-08
* Added "abc" label in synth scriptClifford Wolf2014-10-31
* Added "opt -full" alias for all more aggressive optimizationsClifford Wolf2014-10-31
* Added $_BUF_ cell typeClifford Wolf2014-10-03
* namespace YosysClifford Wolf2014-09-27
* Improvements in "synth" scriptClifford Wolf2014-09-18
* Fixed $macc simlib model for zero-configClifford Wolf2014-09-16
* Added "synth" commandClifford Wolf2014-09-14
* Using alumacc in techmap.vClifford Wolf2014-09-14
* Fixed simlib $macc model for xilinx xsimClifford Wolf2014-09-08
* Simplified $fa undef modelClifford Wolf2014-09-08
* Fixes and cleanups for blackbox.vClifford Wolf2014-09-08