yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v	Clifford Wolf	2013-04-07
\|
*	Added EXTRA_TARGETS Makefile variable	Clifford Wolf	2013-03-28
\|
*	Tiny bugfix in simlib.v	Clifford Wolf	2013-03-26
\|
*	Fixed stdcells.v for $adff with undef reset value	Clifford Wolf	2013-03-24
\|
*	More support code for $sr cells	Clifford Wolf	2013-03-14
\|
*	added .gitignore files	Clifford Wolf	2013-01-05
\|
*	initial import	Clifford Wolf	2013-01-05