Commit message (Expand) | Author | Age | |
---|---|---|---|
* | New upstream version 0.7+20180830git0b7a184 | Ruben Undheim | 2018-08-30 |
* | Added yet another resource sharing test case | Clifford Wolf | 2014-07-20 |
* | now ignore init attributes on non-register wires in sat command | Clifford Wolf | 2014-07-05 |
* | Added read_verilog -sv options, added support for bit, logic, | Clifford Wolf | 2014-06-12 |
* | Added test cases for expose -evert-dff | Clifford Wolf | 2014-02-08 |
* | Added splice command | Clifford Wolf | 2014-02-07 |
* | Added counters sat test case | Clifford Wolf | 2014-02-06 |
* | Added test cases for sat command | Clifford Wolf | 2014-02-04 |