summaryrefslogtreecommitdiff
path: root/tests/simple/partsel.v
Commit message (Expand)AuthorAge
* Added support for "upto" wires to Verilog front- and back-endClifford Wolf2014-07-28
* Renamed some of the test cases in tests/simple to avoid name collisionsClifford Wolf2014-07-25
* Implemented indexed part selectsClifford Wolf2013-11-20