summaryrefslogtreecommitdiff
path: root/tests
Commit message (Expand)AuthorAge
* Spell check (by Larry Doolittle)Clifford Wolf2015-08-14
* Fixed CRLF line endingsClifford Wolf2015-08-13
* Some ASCII encoding fixes (comments and docs) by Larry DoolittleClifford Wolf2015-08-13
* Fixed trailing whitespacesClifford Wolf2015-07-02
* Progress in SMV back-endClifford Wolf2015-06-19
* Progress in SMV back-endClifford Wolf2015-06-18
* bugfix in blif front-endClifford Wolf2015-05-18
* added vloghtb test_febe.shClifford Wolf2015-05-17
* changed file() to open() in python scriptsClifford Wolf2015-05-11
* Added "pmuxtree" commandClifford Wolf2015-04-07
* fix for python 2.6.6Clifford Wolf2015-03-20
* Various fixes for memories with offsetsClifford Wolf2015-02-14
* Added $meminit support to "memory" commandClifford Wolf2015-02-14
* Added $meminit test caseClifford Wolf2015-02-14
* Some test related fixesClifford Wolf2015-02-12
* Bugfix in resource sharing testClifford Wolf2015-01-27
* Refactoring of memory_bram and xilinx bramsClifford Wolf2015-01-18
* improvements in muxtree/select_leaves testClifford Wolf2015-01-18
* Improvements in opt_muxtreeClifford Wolf2015-01-18
* Tiny fix in vcdcd.plClifford Wolf2015-01-13
* Added memory_bram "shuffle_enable" featureClifford Wolf2015-01-04
* Added "memory -bram"Clifford Wolf2015-01-03
* Added memory_bram 'or_next_if_better' featureClifford Wolf2015-01-03
* memory_bram transp supportClifford Wolf2015-01-03
* Progress in memory_bramClifford Wolf2015-01-03
* Added proper clkpol support to memory_bramClifford Wolf2015-01-02
* Fixes and improvements in bram testClifford Wolf2015-01-02
* Progress in bram testbenchClifford Wolf2015-01-02
* Progress in memory_bramClifford Wolf2015-01-02
* Progress in memory_bramClifford Wolf2015-01-02
* Progress in bram testbenchClifford Wolf2015-01-01
* Bram testbench (incomplete)Clifford Wolf2015-01-01
* Added "yosys -qq" to also quiet warning messagesClifford Wolf2014-11-09
* Added support for task and function args in parenthesesClifford Wolf2014-10-27
* Added "synth" commandClifford Wolf2014-09-14
* Fixed autotest for non-basename argumentsClifford Wolf2014-09-06
* Added tests/various/constmsk_test.ysClifford Wolf2014-09-04
* Added autotest -e (do not use -noexpr on write_verilog)Clifford Wolf2014-08-30
* Cosmetic changes to FSM testsClifford Wolf2014-08-21
* Some improvements in FSM mapping and recodingClifford Wolf2014-08-14
* Added test_verific mode to tests/fsm/generate.pyClifford Wolf2014-08-12
* Added multi-dim memory test (requires iverilog git head)Clifford Wolf2014-08-12
* Fixed FSM mapping for multiple reset-like signalsClifford Wolf2014-08-10
* Some improvements in fsm_opt and fsm_map for FSM with unreachable statesClifford Wolf2014-08-09
* Improved FSM testsClifford Wolf2014-08-08
* Added FSM test benchClifford Wolf2014-08-08
* Improved scope resolution of local regs in Verilog+AST frontendClifford Wolf2014-08-05
* Fixed AST handling of variables declared inside a functions main blockClifford Wolf2014-08-05
* Added "wreduce" to some of the standard test benchesClifford Wolf2014-08-03
* Consolidated hana test benches into fewer filesClifford Wolf2014-08-01