From c094c53de83707a5bf1b268640283f1dde235873 Mon Sep 17 00:00:00 2001
From: Clifford Wolf <clifford@clifford.at>
Date: Wed, 23 Jul 2014 20:32:28 +0200
Subject: Removed RTLIL::SigSpec::optimize()

---
 passes/fsm/fsm_map.cc | 5 -----
 1 file changed, 5 deletions(-)

(limited to 'passes/fsm/fsm_map.cc')

diff --git a/passes/fsm/fsm_map.cc b/passes/fsm/fsm_map.cc
index 9dda2ba8..cee26762 100644
--- a/passes/fsm/fsm_map.cc
+++ b/passes/fsm/fsm_map.cc
@@ -42,13 +42,10 @@ static void implement_pattern_cache(RTLIL::Module *module, std::map<RTLIL::Const
 				eq_sig_a.append(ctrl_in.extract(j, 1));
 				eq_sig_b.append(RTLIL::SigSpec(pattern.bits[j]));
 			}
-		eq_sig_a.optimize();
-		eq_sig_b.optimize();
 
 		for (int in_state : it.second)
 			if (fullstate_cache.count(in_state) == 0)
 				or_sig.append(RTLIL::SigSpec(state_onehot, in_state));
-		or_sig.optimize();
 
 		if (or_sig.size() == 0)
 			continue;
@@ -218,8 +215,6 @@ static void map_fsm(RTLIL::Cell *fsm_cell, RTLIL::Module *module)
 				sig_a.append(RTLIL::SigSpec(state_wire, j));
 				sig_b.append(RTLIL::SigSpec(state.bits[j]));
 			}
-		sig_a.optimize();
-		sig_b.optimize();
 
 		if (sig_b == RTLIL::SigSpec(RTLIL::State::S1))
 		{
-- 
cgit v1.2.3