module top(input clk, reset, input [7:0] A, output reg [7:0] Y);
  always @(posedge clock) begin
    Y <= A | {4{reset}};
  end
endmodule