summaryrefslogtreecommitdiff
path: root/btor.ys
blob: 65accc95c80b2e24dae838b1be184e2ab46f92f9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
#design should be loaded before executing 
#set the: hierarchy -top <module_top>
#set the: hierarchy -libdir <dir>

#high level synthesis
#################
#converting processes to cells
proc; 
opt; opt_const -mux_undef; opt;
rename -hide;;;
#converting pmux to mux
techmap -map techlibs/common/pmux2mux.v;;
memory -nomap;;
#flatten design
flatten;;
#converting asyn memory write to syn memory
memory_unpack; 
#cell output to be a single wire
splitnets -driver;
opt;;;
#writing btor
write_btor design.btor;