debian/tests/design_ice.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

module design_ice(input ck, input I1, output O1);

    reg ready = 0;
    reg value;

    always @(posedge ck) begin
        if(ready) begin
            value   <= I1;
        end
        else begin
            ready   <= 1;
        end

    end


    assign O1 = value;

endmodule