manual/PRESENTATION_ExSyn/opt_04.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

module test(input CLK, ARST,
            output [7:0] Q1, Q2, Q3);

wire NO_CLK = 0;

always @(posedge CLK, posedge ARST)
	if (ARST)
		Q1 <= 42;

always @(posedge NO_CLK, posedge ARST)
	if (ARST)
		Q2 <= 42;
	else
		Q2 <= 23;

always @(posedge CLK)
	Q3 <= 42;

endmodule