manual/PRESENTATION_ExSyn/proc_01.v


1
2
3
4
5
6
7
8

module test(input D, C, R, RV,
            output reg Q);
    always @(posedge C, posedge R)
        if (R)
	    Q <= RV;
	else
	    Q <= D;
endmodule