summaryrefslogtreecommitdiff
path: root/techlibs/xilinx/brams.txt
blob: 03bd2b2b3e26925a1f2d8af007c7504f4a54d9fa (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
# This is a very simplified description of the capabilities of
# the Xilinx RAMB36 core. But it is a start..
#
bram XILINX_RAMB36_SDP32
  init 1
  abits 10
  dbits 32
  groups 2
  wports 1 0
  rports 0 1
  wenabl 2 0
  transp 0 2
  clocks 1 2
endbram

match XILINX_RAMB36_SDP32
  min bits 1024
endmatch