tests/asicworld/code_verilog_tutorial_always_example.v


1
2
3
4
5
6
7
8
9
10
11

module always_example();
reg clk,reset,enable,q_in,data;

always @ (posedge clk)
if (reset)  begin
   data <= 0;
end else if (enable) begin   
   data <= q_in;
end

endmodule