summaryrefslogtreecommitdiff
path: root/tests/asicworld/code_verilog_tutorial_multiply.v
blob: 1912e1e26ffb941099b3fca152e9c5022bcf4640 (plain)
1
2
3
4
5
6
7
8
module muliply (a,product);
  	  	input [3:0] a;
  	  	output [4:0] product;
  	  	wire [4:0] product;
  	  	 
  	  	assign product  = a << 1;
  	  	 
endmodule