summaryrefslogtreecommitdiff
path: root/tests/asicworld/code_verilog_tutorial_n_out_primitive.v
blob: 814385a45c2ba0a752705271048d9a9b378f8272 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
module n_out_primitive();

wire out,out_0,out_1,out_2,out_3,out_a,out_b,out_c;
wire in;

// one output Buffer gate
buf u_buf0 (out,in);
// four output Buffer gate 
buf u_buf1 (out_0, out_1, out_2, out_3, in);
// three output Invertor gate 
not u_not0 (out_a, out_b, out_c, in);
 
endmodule