summaryrefslogtreecommitdiff
path: root/tests/asicworld/code_verilog_tutorial_task_global.v
blob: 3ae8627973fd0b44d04091c6b039f99b1652f266 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
module task_global();

reg [7:0] temp_out;
reg [7:0] temp_in;

task convert;
begin
  temp_out = (9/5) *( temp_in + 32);
end
endtask

endmodule