1 2 3 4 5 6 7
module test(in, out); input wire in; output out; assign out = (in+in); assign out = 74; endmodule