1 2 3 4 5 6 7 8 9 10 11 12 13
module FlipFlop(clock, cs, ns); input clock; input cs; output reg ns; reg temp; always @(posedge clock) begin temp <= cs; ns <= temp; end endmodule