blob: 160cc4746160731943f5218d1df24e359ede94f6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
|
Source: netgen-lvs
Section: electronics
Priority: optional
Maintainer: Debian Electronics Team <pkg-electronics-devel@lists.alioth.debian.org>
Uploaders: Ruben Undheim <ruben.undheim@gmail.com>
Build-Depends: debhelper (>= 11),
tcl-dev,
tk-dev,
txt2man
Standards-Version: 4.2.1
Homepage: http://opencircuitdesign.com/netgen/
Vcs-Browser: https://salsa.debian.org/electronics-team/netgen-lvs
Vcs-Git: https://salsa.debian.org/electronics-team/netgen-lvs.git
Package: netgen-lvs
Architecture: any
Depends: ${shlibs:Depends},
${misc:Depends},
python3,
python3-tk
Description: Netlist comparison - Layout vs Schematic (LVS)
Netgen is a tool for comparing netlists, a process known as LVS, which stands
for "Layout vs. Schematic". This is an important step in the integrated circuit
design flow, ensuring that the geometry that has been laid out matches the
expected circuit.
.
Very small circuits can bypass this step by confirming circuit operation
through extraction and simulation. Very large digital circuits are usually
generated by tools from high-level descriptions, using compilers that ensure
the correct layout geometry. The greatest need for LVS is in large analog or
mixed-signal circuits that cannot be simulated in reasonable time.
.
Note that the executable name in Debian is 'netgen-lvs'. For details, see
/usr/share/doc/netgen-lvs/README.Debian
|
