blob: 1fafdb697440ef0ef1e7e979f332a6e1b900fa3d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
|
%! PostScript set of library objects for XCircuit
% Version: 3.6
% Library name is: digitallib.lps
% Author: R. Timothy Edwards <tim.edwards@multigig.com>
%
% XCircuitLib library objects
/digitallib::INV {
<</gnd (dgnd) /vdd (dvdd) /@index (?) /voltage () /strength (1) >> begingate
0 1.00 -32 -40 -32 40 40 0 3 polygon
1 1.00 48 0 8 0.00 360.00 xcarc
1 1.00 -32 0 -48 0 2 polygon
1 1.00 56 0 64 0 2 polygon
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -48 0 pinlabel
0.180 0.545 0.341 scb
mark voltage strength ( %pA %pY INVX) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -32 -136 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -32 -96 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.60 -8 0 label
mark strength {qS} (\327) {/Times-RomanISO cf} ctmk 16 0 0.60 0 24 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 8 -24 label
endgate
} def
<</strength (2) >> /digitallib::INV libinst
<</strength (4) >> /digitallib::INV libinst
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::INV libinst
<</voltage (_3V) /strength (2) /vdd (dvdd3) >> /digitallib::INV libinst
<</voltage (_3V) /strength (4) /vdd (dvdd3) >> /digitallib::INV libinst
/digitallib::BUF {
<</gnd (dgnd) /vdd (dvdd) /@index (?) /voltage () /strength (2) >> begingate
0 1.00 -32 -40 -32 40 40 0 3 polygon
1 1.00 -32 0 -48 0 2 polygon
1 1.00 40 0 64 0 2 polygon
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -48 0 pinlabel
0.180 0.545 0.341 scb
mark voltage strength ( %pA %pY BUFX) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -32 -112 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -32 -80 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-RomanISO cf} ctmk 21 0 0.50 -8 0 label
mark strength {qS} (\327) {/Times-RomanISO cf} ctmk 16 0 0.50 8 24 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 16 0 0.60 24 -32 label
endgate
} def
<</strength (4) >> /digitallib::BUF libinst
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::BUF libinst
<</voltage (_3V) /strength (4) /vdd (dvdd3) >> /digitallib::BUF libinst
/digitallib::NAND2 {
<</gnd (dgnd) /vdd (dvdd) /voltage () /@index (?) >> begingate
1 1.00 0 -48 -64 -48 -64 48 0 48 4 polygon
1 1.00 56 0 8 0.00 360.00 xcarc
1 1.00 0 0 48 -90.00 90.00 xcarc
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 32 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 -32 pinlabel
sce
1 1.00 -64 -48 -64 48 2 polygon
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pY NAND2X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -128 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 -40 -8 label
0.180 0.545 0.341 scb
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -96 infolabel
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::NAND2 libinst
/digitallib::NAND3 {
<</gnd (dgnd) /vdd (dvdd) /@index (?) /voltage () >> begingate
1 1.00 0 -48 -64 -48 -64 48 0 48 4 polygon
1 1.00 56 0 8 0.00 360.00 xcarc
1 1.00 0 0 48 -90.00 90.00 xcarc
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 32 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 0 pinlabel
(C) {/Times-Roman cf} 2 7 0 1.00 -64 -32 pinlabel
sce
1 1.00 -64 -64 -64 64 2 polygon
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pC %pY NAND3X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -128 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -96 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 -40 -8 label
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::NAND3 libinst
/digitallib::NAND4 {
<</gnd (dgnd) /vdd (dvdd) /voltage () /@index (?) >> begingate
1 1.00 0 -64 -64 -64 -64 64 0 64 4 polygon
1 1.00 56 0 8 0.00 360.00 xcarc
1 1.00 0 0 48 64 -90.00 90.00 ellipse
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 48 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 16 pinlabel
(C) {/Times-Roman cf} 2 7 0 1.00 -64 -16 pinlabel
(D) {/Times-Roman cf} 2 7 0 1.00 -64 -48 pinlabel
sce
1 1.00 -64 -80 -64 80 2 polygon
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pC %pD %pY NAND4X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -144 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -112 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 -40 -8 label
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::NAND4 libinst
/digitallib::NOR2 {
<</gnd (dgnd) /vdd (dvdd) /@index (?) /voltage () >> begingate
1 1.00 56 0 8 0.00 360.00 xcarc
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 32 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 -32 pinlabel
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pY NOR2X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -128 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 -40 -8 label
sce
1 1.00 -35 48 96 270.00 330.00 xcarc
1 1.00 -64 -48 -35 -48 2 polygon
1 1.00 -128 0 80 -37.00 37.00 xcarc
1 1.00 -35 -48 96 30.00 90.00 xcarc
1 1.00 -64 48 -35 48 2 polygon
1 1.00 -64 32 -56 32 2 polygon
1 1.00 -64 -32 -56 -32 2 polygon
0.180 0.545 0.341 scb
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -96 infolabel
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::NOR2 libinst
/digitallib::NOR3 {
<</voltage () /@index (?) /vdd (dvdd) /gnd (dgnd) >> begingate
1 1.00 56 0 8 0.00 360.00 xcarc
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 32 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 0 pinlabel
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pC %pY NOR3X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -128 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -96 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 -40 -8 label
sce
1 1.00 -35 48 96 270.00 330.00 xcarc
1 1.00 -64 -48 -35 -48 2 polygon
1 1.00 -128 0 80 -36.87 36.87 xcarc
1 1.00 -35 -48 96 30.00 90.00 xcarc
1 1.00 -64 48 -35 48 2 polygon
1 1.00 -64 32 -56 32 2 polygon
1 1.00 -64 -32 -56 -32 2 polygon
1 1.00 -48 0 -64 0 2 polygon
1.000 0.000 0.000 scb
(C) {/Times-Roman cf} 2 7 0 1.00 -64 -32 pinlabel
sce
1 1.00 -64 48 -64 64 2 polygon
1 1.00 -64 -48 -64 -64 2 polygon
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::NOR3 libinst
/digitallib::NOR4 {
<</gnd (dgnd) /vdd (dvdd) /@index (?) /voltage () >> begingate
1 1.00 56 0 8 0.00 360.00 xcarc
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 48 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 16 pinlabel
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pC %pD %pY NOR4X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -128 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -96 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 21 0 0.70 -8 -16 label
sce
1 1.00 -64 48 -58 48 2 polygon
1 1.00 -64 -16 -48 -16 2 polygon
1 1.00 -48 16 -64 16 2 polygon
1.000 0.000 0.000 scb
(C) {/Times-Roman cf} 2 7 0 1.00 -64 -16 pinlabel
sce
1 1.00 32 32 0 56 -40 56 48 0 spline
1 1.00 32 -32 0 -56 -40 -56 48 0 spline
1 1.00 -40 32 -40 -24 -64 -56 -64 56 spline
1 1.00 -64 56 -40 56 2 polygon
1 1.00 -64 -56 -40 -56 2 polygon
1.000 0.000 0.000 scb
(D) {/Times-Roman cf} 2 7 0 1.00 -64 -48 pinlabel
sce
1 1.00 -64 -48 -60 -48 2 polygon
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::NOR4 libinst
/digitallib::OR2 {
<</voltage () /@index (?) /vdd (dvdd) /gnd (dgnd) >> begingate
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -64 32 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -64 -32 pinlabel
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pY OR2X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -64 -128 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -64 -96 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.70 -40 -8 label
sce
1 1.00 -35 48 96 270.00 330.00 xcarc
1 1.00 -64 -48 -35 -48 2 polygon
1 1.00 -128 0 80 -37.00 37.00 xcarc
1 1.00 -35 -48 96 30.00 90.00 xcarc
1 1.00 -64 48 -35 48 2 polygon
1 1.00 -64 32 -56 32 2 polygon
1 1.00 -64 -32 -56 -32 2 polygon
1 1.00 48 0 64 0 2 polygon
endgate
} def
/digitallib::TBUF {
<</strength (2) /voltage () /@index (?) /vdd (dvdd) /gnd (dgnd) >> begingate
0 1.00 -32 -40 -32 40 40 0 3 polygon
1 1.00 -32 0 -48 0 2 polygon
1 1.00 40 0 64 0 2 polygon
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 0 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -48 0 pinlabel
0.180 0.545 0.341 scb
mark voltage strength ( %pA %pY %pEn TBUFX) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -176 -112 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -176 -80 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-RomanISO cf} ctmk 21 0 0.50 -8 0 label
mark strength {qS} (\327) {/Times-RomanISO cf} ctmk 16 0 0.50 8 24 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 16 0 0.60 24 -32 label
sce
1 1.00 0 24 0 48 2 polygon
1.000 0.000 0.000 scb
(En) {/Times-Roman cf} 2 17 0 1.00 0 48 pinlabel
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::TBUF libinst
/digitallib::MUX2 {
<</gnd (dgnd) /vdd (dvdd) /@index (?) /voltage () >> begingate
1 1.00 -16 16 -32 16 2 polygon
1 1.00 48 -16 64 -16 2 polygon
1.000 0.000 0.000 scb
(Y) {/Times-Roman cf} 2 4 0 1.00 64 -16 pinlabel
(A) {/Times-Roman cf} 2 7 0 1.00 -32 16 pinlabel
0.180 0.545 0.341 scb
mark voltage ( %pA %pB %pY %pS MUX2X1) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -128 -176 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -128 -144 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-RomanISO cf} ctmk 21 0 0.50 16 -16 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 28 0 0.60 24 -80 label
sce
1 1.00 16 32 16 64 2 polygon
1.000 0.000 0.000 scb
(S) {/Times-Roman cf} 2 17 0 1.00 16 64 pinlabel
(B) {/Times-Roman cf} 2 7 0 1.00 -32 -48 pinlabel
sce
1 1.00 -32 -48 -16 -48 2 polygon
1 1.00 -16 48 48 16 48 -48 -16 -80 -16 48 5 polygon
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::MUX2 libinst
/digitallib::LATCH {
<</@index (?) /voltage () /vdd (dvdd) /gnd (dgnd) >> begingate
1.000 0.000 0.000 scb
(Q) {/Times-Roman cf} 2 4 0 1.00 32 32 pinlabel
(D) {/Times-Roman cf} 2 7 0 1.00 -64 32 pinlabel
(CLK) {/Times-Roman cf} 2 13 0 1.00 -16 -48 pinlabel
0.180 0.545 0.341 scb
mark voltage ( %pCLK %pD %pQ LATCH) gnd ( ) vdd ( ) @index (spice:X)
{/Times-Roman cf} ctmk 16 360 0.70 -192 -160 infolabel
mark (.cir) voltage (spice@1:%F$XCIRCUIT_LIB_DIR/standard_cells) {/Times-Roman cf}
ctmk 16 0 0.70 -192 -128 infolabel
0.647 0.165 0.165 scb
mark voltage {/Times-Roman cf} ctmk 21 0 0.70 -16 64 label
0.000 0.000 1.000 scb
mark @index (U) {/Times-RomanISO cf} ctmk 17 0 0.70 -16 128 label
sce
0 1.00 -64 -48 -64 112 32 112 32 -48 4 polygon
1 1.00 -32 -48 -16 -32 0 -48 3 polygon
(D) {/Times-Roman cf} 2 21 0 0.70 -48 32 label
(Q) {/Times-Roman cf} 2 21 0 0.70 16 32 label
0.000 0.000 1.000 scb
(LATCH) {/Times-Roman cf} 2 29 0 0.70 -16 96 label
endgate
} def
<</voltage (_3V) /vdd (dvdd3) >> /digitallib::LATCH libinst
% EndLib
|
