diff options
author | Clifford Wolf <clifford@clifford.at> | 2014-07-23 10:05:42 +0200 |
---|---|---|
committer | Clifford Wolf <clifford@clifford.at> | 2014-07-23 10:05:42 +0200 |
commit | 5b51b67297a5e5e20cbe2b015b584aee4c30489f (patch) | |
tree | 934ce8ee55c3c58a1e2c11f19eec194665413906 /passes/abc/abc.cc | |
parent | c61467a32c4bd3ec4b9e0cb6d36d602f0e4dea81 (diff) | |
parent | ec923652e2eb721aa16657e54a67666f855c3d65 (diff) |
Merge branch: Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor
Diffstat (limited to 'passes/abc/abc.cc')
-rw-r--r-- | passes/abc/abc.cc | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/passes/abc/abc.cc b/passes/abc/abc.cc index 2d921b7b..8cdd39b7 100644 --- a/passes/abc/abc.cc +++ b/passes/abc/abc.cc @@ -466,7 +466,7 @@ static void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std clk_str = clk_str.substr(1); } if (module->wires.count(RTLIL::escape_id(clk_str)) != 0) - clk_sig = assign_map(RTLIL::SigSpec(module->wires.at(RTLIL::escape_id(clk_str)), 1)); + clk_sig = assign_map(RTLIL::SigSpec(module->wires.at(RTLIL::escape_id(clk_str)), 0)); } if (dff_mode && clk_sig.size() == 0) |