diff options
| author | Clifford Wolf <clifford@clifford.at> | 2014-07-31 14:11:39 +0200 |
|---|---|---|
| committer | Clifford Wolf <clifford@clifford.at> | 2014-07-31 14:11:39 +0200 |
| commit | e6d33513a5b809facc6e3e5e75d2248bfa94f82b (patch) | |
| tree | bcee5a22fc9ac7dca5b871ce667114e5f15d07d0 /passes/cmds/copy.cc | |
| parent | 1cb25c05b37b0172dbc50e140fe20f25d973dd8a (diff) | |
Added module->design and cell->module, wire->module pointers
Diffstat (limited to 'passes/cmds/copy.cc')
| -rw-r--r-- | passes/cmds/copy.cc | 5 |
1 files changed, 3 insertions, 2 deletions
diff --git a/passes/cmds/copy.cc b/passes/cmds/copy.cc index fc801f61..be775820 100644 --- a/passes/cmds/copy.cc +++ b/passes/cmds/copy.cc @@ -47,8 +47,9 @@ struct CopyPass : public Pass { if (design->modules_.count(trg_name) != 0) log_cmd_error("Target module name %s already exists.\n", trg_name.c_str()); - design->modules_[trg_name] = design->modules_.at(src_name)->clone(); - design->modules_[trg_name]->name = trg_name; + RTLIL::Module *new_mod = design->module(src_name)->clone(); + new_mod->name = trg_name; + design->add(new_mod); } } CopyPass; |