summaryrefslogtreecommitdiff
path: root/manual/presentation.tex
diff options
context:
space:
mode:
Diffstat (limited to 'manual/presentation.tex')
-rw-r--r--manual/presentation.tex14
1 files changed, 7 insertions, 7 deletions
diff --git a/manual/presentation.tex b/manual/presentation.tex
index 06f80fc6..f9d40681 100644
--- a/manual/presentation.tex
+++ b/manual/presentation.tex
@@ -92,15 +92,15 @@ synthesis. It supports most of Verilog-2005 and is well tested with
real-world designs from the ASIC and FPGA world.
\bigskip
-Learn how to use Yosys to create your own custom synthesis flows and discover
-why open source HDL synthesis is important for researchers, hobbyists,
-educators and engineers alike.
+Learn how to use Yosys to create your own custom synthesis flows and
+discover why open source HDL synthesis is important for researchers,
+hobbyists, educators and engineers alike.
\bigskip
-This presentation covers basic concepts of Yosys, creating simple synthesis
-scripts, creating synthesis scripts for advanced applications, creating Yosys
-scripts for non-synthesis applications (such as formal equivialence checking)
-and writing extensions to Yosys using the C++ API.
+This presentation covers basic concepts of Yosys, writing synthesis scripts
+for a wide range of applications, creating Yosys scripts for various
+non-synthesis applications (such as formal equivialence checking) and
+writing extensions to Yosys using the C++ API.
\end{frame}
\section{Outline}