yosys - Debian dgit repo for package yosys

	Commit message (Expand)	Author	Age
*	Merge branch 'hansiglaser-master'	Clifford Wolf	2013-03-19
\|\
\| *	added optimizations for single-bit $eq/$ne with constant input to opt_const	Clifford Wolf	2013-03-19
\| *	improved $mux optimization in opt_const	Clifford Wolf	2013-03-19
\| *	keep $mux and $_MUX_ optimizations separate in opt_const	Clifford Wolf	2013-03-19
\| *	added a TODO	Johann Glaser	2013-03-18
\| *	added one more suggestion to optimize MUXes in pass "opt_const"	Johann Glaser	2013-03-18
\| *	also optimize single-bit "$mux" cells in pass "opt_const", added suggestions	Johann Glaser	2013-03-18
\| *	fixed a crash when lines start with whitespace	Johann Glaser	2013-03-18
\| *	added description of Makefile include files for build configuration	Johann Glaser	2013-03-18
\|/
*	More TODOs in README	Clifford Wolf	2013-03-18
*	Merge branch 'hansi'	Clifford Wolf	2013-03-18
\|\
\| *	Removed date from auto-generated passes/techmap/stdcells.inc	Clifford Wolf	2013-03-18
\| *	Fixed abc eeror handling	Clifford Wolf	2013-03-18
\| *	add header to autogenerated file on its origin	Johann Glaser	2013-03-18
\| *	fixed typos	Johann Glaser	2013-03-18
\|/
*	Fixed strerrno vs. strerror types in ABC pass	Clifford Wolf	2013-03-17
*	Merge branch 'hansi'	Clifford Wolf	2013-03-17
\|\
\| *	Cleaned up ABC file/io error handling	Clifford Wolf	2013-03-17
\| *	Set execute bit on tests/openmsp430/run-synth.sh for real	Clifford Wolf	2013-03-17
\| *	added error checking at execution of ABC	Johann Glaser	2013-03-17
\| *	corrected typos	Johann Glaser	2013-03-17
\| *	set executable flags to run-synth.sh, added .gitignore	Johann Glaser	2013-03-17
\| *	added ckeck for Icarus Verilog, otherwise the tests are silently stopped	Johann Glaser	2013-03-17
\| *	corrected typos	Johann Glaser	2013-03-17
\|/
*	Fixed gcc warnings and added error handling to shell escape	Clifford Wolf	2013-03-15
*	Added scc pass (find logic loops)	Clifford Wolf	2013-03-15
*	Added vi .*.swp files to .gitignore	Clifford Wolf	2013-03-15
*	Added [[CITE]] tags to abc and fsm_extract passes	Clifford Wolf	2013-03-15
*	Added additional functionality and cleanups in sigtools.h and celltypes.h	Clifford Wolf	2013-03-15
*	Changed prefix for selection operators from # to %	Clifford Wolf	2013-03-14
*	Added #ci and #co selection operators	Clifford Wolf	2013-03-14
*	Added more features to #x selection operator	Clifford Wolf	2013-03-14
*	Added "select -write" command	Clifford Wolf	2013-03-14
*	More support code for $sr cells	Clifford Wolf	2013-03-14
*	Added $sr cell type to celltypes.h	Clifford Wolf	2013-03-14
*	Fixed detection of public wires in opt_rmunused	Clifford Wolf	2013-03-10
*	Added shell escape to command language	Clifford Wolf	2013-03-10
*	Fixed and improved #x selection operator	Clifford Wolf	2013-03-08
*	Automatically select new objects in abc and techmap passes	Clifford Wolf	2013-03-08
*	Added ## selection operator (union all on stack)	Clifford Wolf	2013-03-08
*	Added select -count mode	Clifford Wolf	2013-03-08
*	Split extract -attr into extract -cell_attr and -wire_attr	Clifford Wolf	2013-03-08
*	Added support for attribute matching in extract pass	Clifford Wolf	2013-03-07
*	Added portmapping support to subcircuit userCompareNodes() api	Clifford Wolf	2013-03-07
*	Cleanups and improvements in Makefile	Clifford Wolf	2013-03-07
*	Fixed parsing of select #x<num> operator	Clifford Wolf	2013-03-06
*	Improved error message on failed module load	Clifford Wolf	2013-03-06
*	Added support for loadable modules (aka plugins)	Clifford Wolf	2013-03-06
*	Reset Makefile default config setting (oops)	Clifford Wolf	2013-03-06
*	Fixed mine test case for subcircuit library	Clifford Wolf	2013-03-06