index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
*
Fixed oom bug in ilang parser
Clifford Wolf
2015-11-29
*
Fixed performance bug in ilang parser
Clifford Wolf
2015-11-27
*
Merge branch 'master' of github.com:cliffordwolf/yosys
Clifford Wolf
2015-11-26
|
\
|
*
Added PRIM_DLATCHRS support to verific front-end
Clifford Wolf
2015-11-24
*
|
Removed dangling ';' in rtlil.h
Clifford Wolf
2015-11-26
*
|
Added ice40_ffinit pass
Clifford Wolf
2015-11-26
|
/
*
Fixed WE/RE usage in iCE40 BRAM mapping
Clifford Wolf
2015-11-24
*
Fixed handling of re-declarations of wires in tasks and functions
Clifford Wolf
2015-11-23
*
Added torder command
Clifford Wolf
2015-11-19
*
Fixed performance bug in Verific importer
Clifford Wolf
2015-11-16
*
Changes for Verific 3.16_484_32_151112
Clifford Wolf
2015-11-12
*
Link to vlsitechnology.org for liberty files
Clifford Wolf
2015-11-12
*
More bugfixes in handling of parameters in tasks and functions
Clifford Wolf
2015-11-12
*
Fixed handling of parameters and localparams in functions
Clifford Wolf
2015-11-11
*
Added "abc -g"
Clifford Wolf
2015-11-10
*
Merge pull request #97 from zeldin/master
Clifford Wolf
2015-11-08
|
\
|
*
Fix a segfault in dffinit when the value has too few bits
Marcus Comstedt
2015-11-08
|
/
*
Added "singleton" pass
Clifford Wolf
2015-11-07
*
Fixed iCE40 SB_IO OUTPUT_ENABLE vs. outena_q handling
Clifford Wolf
2015-11-06
*
Bugfix in mapping $tribuf to $_TBUF_
Clifford Wolf
2015-11-05
*
Bugfix in memory_dff
Clifford Wolf
2015-10-31
*
Improvements in wreduce
Clifford Wolf
2015-10-31
*
Bugfix in Xilinx LUT mapping
Clifford Wolf
2015-10-30
*
Improved SigMap performance
Clifford Wolf
2015-10-28
*
Improvements in new SigMap
Clifford Wolf
2015-10-28
*
Use mfp<> in equiv_mark
Clifford Wolf
2015-10-27
*
Removed old SigMap implementation
Clifford Wolf
2015-10-27
*
Added hashlib::mfp and new SigMap
Clifford Wolf
2015-10-27
*
Improvements in equiv_struct
Clifford Wolf
2015-10-25
*
Major refactoring of equiv_struct
Clifford Wolf
2015-10-25
*
Import more std:: stuff into Yosys namespace
Clifford Wolf
2015-10-25
*
Added "equiv_add -cell"
Clifford Wolf
2015-10-25
*
equiv_struct now creates equiv_merged attributes
Clifford Wolf
2015-10-25
*
Improvements in equiv_struct
Clifford Wolf
2015-10-24
*
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
Clifford Wolf
2015-10-24
*
improvement in "stat"
Clifford Wolf
2015-10-24
*
Fixed driver conflict handling (various cmds)
Clifford Wolf
2015-10-24
*
equiv_purge bugfix, using SigChunk in Yosys namespace
Clifford Wolf
2015-10-24
*
Fixed handling of driver-driver conflicts in wreduce
Clifford Wolf
2015-10-24
*
Added equiv_mark command
Clifford Wolf
2015-10-23
*
Disabled "Skipping blackbox module" msg in show command
Clifford Wolf
2015-10-23
*
Added support for ":" as comment symbol after ;-parsing
Clifford Wolf
2015-10-23
*
Also merge $equiv cells in equiv_struct
Clifford Wolf
2015-10-23
*
Improvements in equiv_struct
Clifford Wolf
2015-10-23
*
Added equiv_purge
Clifford Wolf
2015-10-22
*
Added equiv_struct command
Clifford Wolf
2015-10-21
*
Improved inout handling in equiv_make
Clifford Wolf
2015-10-21
*
Progress on cell help messages
Clifford Wolf
2015-10-20
*
Progress on cell help messages
Clifford Wolf
2015-10-17
*
Progress in yosys-smtbmc
Clifford Wolf
2015-10-15
[next]