index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
frontends
/
liberty
/
liberty.cc
Commit message (
Expand
)
Author
Age
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
*
Replaced depricated NEW_WIRE macro with module->addWire() calls
Clifford Wolf
2014-07-21
*
Removed deprecated module->new_wire()
Clifford Wolf
2014-07-21
*
Added "inout" ports support to read_liberty
Clifford Wolf
2014-07-16
*
Set blackbox attribute in "read_liberty -lib"
Clifford Wolf
2014-07-16
*
Fixed spelling of "direction" in read_liberty messages
Clifford Wolf
2014-07-16
*
new flags -ignore_miss_func and -ignore_miss_dir for read_liberty
Johann Glaser
2014-05-28
*
Added ff and latch support to read_liberty
Clifford Wolf
2014-02-15
*
Bugfix in expression parser of read_liberty
Clifford Wolf
2014-02-15
*
Added liberty frontend
Clifford Wolf
2014-02-15