summaryrefslogtreecommitdiff
path: root/passes/cmds
Commit message (Collapse)AuthorAge
* Corrected spelling mistakes found by lintianRuben Undheim2014-09-06
|
* Removed $bu0 cell typeClifford Wolf2014-09-04
|
* Removed references to yosys-svgviewer from docsClifford Wolf2014-09-02
|
* Using "xdot" instead of "yosys-svgviewer" in show commandClifford Wolf2014-09-02
|
* Moved "share" and "wreduce" to passes/opt/Clifford Wolf2014-09-01
|
* Implemented "rename -enumerate -pattern"Clifford Wolf2014-08-26
|
* Changed frontend-api from FILE to std::istreamClifford Wolf2014-08-23
|
* Added "stat -width"Clifford Wolf2014-08-22
|
* Added emscripten (emcc) support to build system and some build fixesClifford Wolf2014-08-22
|
* Added "plugin" commandClifford Wolf2014-08-22
|
* Added module->uniquify()Clifford Wolf2014-08-16
|
* RIP $safe_pmuxClifford Wolf2014-08-14
|
* Fixed build with gcc-4.6Clifford Wolf2014-08-07
|
* Various fixes and improvements in wreduce passClifford Wolf2014-08-05
|
* Removed old "constmap" from wreduce codeClifford Wolf2014-08-05
|
* Added support for truncating of wires to wreduce passClifford Wolf2014-08-05
|
* Cleanups and improvements in wreduce passClifford Wolf2014-08-05
|
* Added mux support to wreduce commandClifford Wolf2014-08-05
|
* Added "show -signed"Clifford Wolf2014-08-04
|
* Added RTLIL::IdString::in(...)Clifford Wolf2014-08-04
|
* Progress in "wreduce" passClifford Wolf2014-08-03
|
* Added "wreduce" command (work in progress)Clifford Wolf2014-08-03
|
* Fixes in show command (related to new IdString)Clifford Wolf2014-08-03
|
* No implicit conversion from IdString to anything elseClifford Wolf2014-08-02
|
* More bugfixes related to new RTLIL::IdStringClifford Wolf2014-08-02
|
* More cleanups related to RTLIL::IdString usageClifford Wolf2014-08-02
|
* Preparations for RTLIL::IdString redesign: cleanup of existing codeClifford Wolf2014-08-02
|
* Added ModIndex helper class, some changes to RTLIL::MonitorClifford Wolf2014-08-01
|
* Renamed port access function on RTLIL::Cell, added param access functionsClifford Wolf2014-07-31
|
* Added "trace" commandClifford Wolf2014-07-31
|
* Added module->design and cell->module, wire->module pointersClifford Wolf2014-07-31
|
* Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespaceClifford Wolf2014-07-31
|
* Added write_file commandClifford Wolf2014-07-30
|
* Using log_assert() instead of assert()Clifford Wolf2014-07-28
|
* Refactoring: Renamed RTLIL::Design::modules to modules_Clifford Wolf2014-07-27
|
* Refactoring: Renamed RTLIL::Module::cells to cells_Clifford Wolf2014-07-27
|
* Refactoring: Renamed RTLIL::Module::wires to wires_Clifford Wolf2014-07-27
|
* Changed more code to the new RTLIL::Wire constructorsClifford Wolf2014-07-26
|
* Changed a lot of code to the new RTLIL::Wire constructorsClifford Wolf2014-07-26
|
* Added RTLIL::Cell::has(portname)Clifford Wolf2014-07-26
|
* Manual fixes for new cell connections APIClifford Wolf2014-07-26
|
* Changed users of cell->connections_ to the new API (sed command)Clifford Wolf2014-07-26
| | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;'
* Renamed RTLIL::{Module,Cell}::connections to connections_Clifford Wolf2014-07-26
|
* Use only module->addCell() and module->remove() to create and delete cellsClifford Wolf2014-07-25
|
* Various RTLIL::SigSpec related code cleanupsClifford Wolf2014-07-25
|
* Disabled cover() for non-linux buildsClifford Wolf2014-07-25
|
* Improvements in "cover" commandClifford Wolf2014-07-25
|
* Replaced more old SigChunk programming patternsClifford Wolf2014-07-24
|
* Added "cover" commandClifford Wolf2014-07-24
|
* Removed RTLIL::SigSpec::optimize()Clifford Wolf2014-07-23
|