Commit message (Collapse) | Author | Age | ||
---|---|---|---|---|
... | ||||
* | Refactoring: Renamed RTLIL::Module::cells to cells_ | Clifford Wolf | 2014-07-27 | |
| | ||||
* | Refactoring: Renamed RTLIL::Module::wires to wires_ | Clifford Wolf | 2014-07-27 | |
| | ||||
* | Changed more code to the new RTLIL::Wire constructors | Clifford Wolf | 2014-07-26 | |
| | ||||
* | Changed a lot of code to the new RTLIL::Wire constructors | Clifford Wolf | 2014-07-26 | |
| | ||||
* | Added RTLIL::Cell::has(portname) | Clifford Wolf | 2014-07-26 | |
| | ||||
* | Manual fixes for new cell connections API | Clifford Wolf | 2014-07-26 | |
| | ||||
* | Changed users of cell->connections_ to the new API (sed command) | Clifford Wolf | 2014-07-26 | |
| | | | | | | | | | git grep -l 'connections_' | xargs sed -i -r -e ' s/(->|\.)connections_\["([^"]*)"\] = (.*);/\1set("\2", \3);/g; s/(->|\.)connections_\["([^"]*)"\]/\1get("\2")/g; s/(->|\.)connections_.at\("([^"]*)"\)/\1get("\2")/g; s/(->|\.)connections_.push_back/\1connect/g; s/(->|\.)connections_/\1connections()/g;' | |||
* | Renamed RTLIL::{Module,Cell}::connections to connections_ | Clifford Wolf | 2014-07-26 | |
| | ||||
* | Use only module->addCell() and module->remove() to create and delete cells | Clifford Wolf | 2014-07-25 | |
| | ||||
* | Various RTLIL::SigSpec related code cleanups | Clifford Wolf | 2014-07-25 | |
| | ||||
* | Disabled cover() for non-linux builds | Clifford Wolf | 2014-07-25 | |
| | ||||
* | Improvements in "cover" command | Clifford Wolf | 2014-07-25 | |
| | ||||
* | Replaced more old SigChunk programming patterns | Clifford Wolf | 2014-07-24 | |
| | ||||
* | Added "cover" command | Clifford Wolf | 2014-07-24 | |
| | ||||
* | Removed RTLIL::SigSpec::optimize() | Clifford Wolf | 2014-07-23 | |
| | ||||
* | Fixed all users of SigSpec::chunks_rw() and removed it | Clifford Wolf | 2014-07-23 | |
| | ||||
* | SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, ↵ | Clifford Wolf | 2014-07-22 | |
| | | | | created interim RTLIL::SigSpec::chunks_rw() | |||
* | SigSpec refactoring: using the accessor functions everywhere | Clifford Wolf | 2014-07-22 | |
| | ||||
* | SigSpec refactoring: renamed chunks and width to __chunks and __width | Clifford Wolf | 2014-07-22 | |
| | ||||
* | Removed deprecated module->new_wire() | Clifford Wolf | 2014-07-21 | |
| | ||||
* | Added "select -assert-count" | Clifford Wolf | 2014-07-20 | |
| | ||||
* | Improved seeding of color rng in show command | Clifford Wolf | 2014-07-18 | |
| | ||||
* | Added %D and %c select commands | Clifford Wolf | 2014-06-14 | |
| | ||||
* | added tee cmd | Clifford Wolf | 2014-06-03 | |
| | ||||
* | fixed syntax error in dot file created by "show" command | Clifford Wolf | 2014-05-10 | |
| | ||||
* | - kernel/register.h, kernel/driver.cc: refactor ↵ | Siesh1oo | 2014-03-12 | |
| | | | | | | | rewrite_yosys_exe()/get_share_file_name() to portable proc_self_dirname()/proc_share_dirname(). This refactoring improves robustness and allows OSX support with only 7 new lines of code, and easy extension for other systems. - passes/abc/abc.cc, passes/cmds/show.cc, passes/techmap/techmap.cc: use new, refactored semantics. | |||
* | Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys | Clifford Wolf | 2014-03-11 | |
| | | | | (see https://github.com/cliffordwolf/yosys/pull/28) | |||
* | Added "design -push" and "design -pop" | Clifford Wolf | 2014-02-20 | |
| | ||||
* | Added connwrappers command | Clifford Wolf | 2014-02-20 | |
| | ||||
* | Fixed use of selection in splitnets command | Clifford Wolf | 2014-02-16 | |
| | ||||
* | Added != support for relational select pattern | Clifford Wolf | 2014-02-16 | |
| | ||||
* | Added delete {-input|-output|-port} | Clifford Wolf | 2014-02-09 | |
| | ||||
* | Bugfix in delete command | Clifford Wolf | 2014-02-09 | |
| | ||||
* | Build fixes for log cmd | Clifford Wolf | 2014-02-08 | |
| | ||||
* | added "log" command | Johann Glaser | 2014-02-08 | |
| | ||||
* | Added various new options to splice command | Clifford Wolf | 2014-02-08 | |
| | ||||
* | Added %a select operator | Clifford Wolf | 2014-02-08 | |
| | ||||
* | Moved some passes to other source directories | Clifford Wolf | 2014-02-08 | |
| | ||||
* | Now also move net labes to the right position in splice cmd | Clifford Wolf | 2014-02-08 | |
| | ||||
* | Added splice command | Clifford Wolf | 2014-02-07 | |
| | ||||
* | Added log_header() to splitnets | Clifford Wolf | 2014-02-07 | |
| | ||||
* | Fixed use of "cmd_error" in passes/cmds/design.cc | Clifford Wolf | 2014-02-07 | |
| | ||||
* | Added copy command | Clifford Wolf | 2014-02-06 | |
| | ||||
* | Added design -stash/-copy-from/-copy-to | Clifford Wolf | 2014-02-06 | |
| | ||||
* | Added support for s: select expressions (wire width) | Clifford Wolf | 2014-02-06 | |
| | ||||
* | Added i:, o:, and x: selection pattern | Clifford Wolf | 2014-02-06 | |
| | ||||
* | Added support for %m selection op | Clifford Wolf | 2014-02-06 | |
| | ||||
* | Merge branch 'master' of github.com:cliffordwolf/yosys | Clifford Wolf | 2014-02-06 | |
|\ | ||||
| * | new %s: add sub-modules to selection | Johann Glaser | 2014-02-06 | |
| | | ||||
* | | Added generic RTLIL::SigSpec::parse_sel() with support for selection variables | Clifford Wolf | 2014-02-06 | |
|/ |