blob: 5293ed63b28b2b5fa1a06f26f54fa48ac0f1c91d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
#design should be loaded before executing
#high level synthesis
#################
#converting processes to cells
proc;
opt; opt_const -mux_undef; opt;
rename -hide;;;
#converting pmux to mux
techmap -map techlibs/common/pmux2mux.v;
opt;
#converting asyn memory write to syn memory
memory_dff;
opt;
#flatten design
flatten;;;
#cell output to be a single wire
splitnets -driver;
opt;;;
#writing btor
write_btor design.btor;
|