manual/PRESENTATION_ExSyn/abc_01.ys


1
2
3
4
5

read_verilog abc_01.v
read_verilog -lib abc_01_cells.v
hierarchy -check -top test
proc; opt; techmap
abc -dff -liberty abc_01_cells.lib;;