blob: 365a4e2fd278270705feeb6dfc3b1244ede71df2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
read_verilog splice.v
hierarchy -check; opt
copy test gold
cd test
splice
# show
cd ..
rename test gate
miter -equiv -make_assert -make_outputs gold gate miter
flatten miter
sat -verify -prove-asserts -show-inputs -show-outputs miter
|