summaryrefslogtreecommitdiff
path: root/techlibs/xilinx/cells_sim.v
diff options
context:
space:
mode:
authorClifford Wolf <clifford@clifford.at>2015-04-09 13:37:07 +0200
committerClifford Wolf <clifford@clifford.at>2015-04-09 13:37:07 +0200
commit229825e1b8936bd346829cf0ec9cf1fb3a67fc19 (patch)
tree818b40a9362b445de1dc247486d9d87a34b2b2cf /techlibs/xilinx/cells_sim.v
parent25781e329b51ca84e5fd697705cb0377af64f90b (diff)
Xilinx DRAMS: RAM64X1D, RAM128X1D
Diffstat (limited to 'techlibs/xilinx/cells_sim.v')
0 files changed, 0 insertions, 0 deletions