yosys - Debian dgit repo for package yosys

	Commit message (Collapse)	Author	Age
*	Bugfix for cell hash cache option in opt_share.	Mingyu Gao	2015-08-11
\|
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02
\|
*	Added opt_share -share_all	Clifford Wolf	2015-05-31
\|
*	Using design->selected_modules() in opt_*	Clifford Wolf	2015-02-03
\|
*	bugfix in opt_share	Clifford Wolf	2014-12-28
\|
*	Renamed hashmap.h to hashlib.h, some related improvements	Clifford Wolf	2014-12-28
\|
*	More hashtable finetuning	Clifford Wolf	2014-12-27
\|
*	Replaced std::unordered_map as implementation for Yosys::dict	Clifford Wolf	2014-12-26
\|
*	Added Yosys::{dict,nodict,vector} container types	Clifford Wolf	2014-12-26
\|
*	Added support for "keep" on modules	Clifford Wolf	2014-09-29
\|
*	namespace Yosys	Clifford Wolf	2014-09-27
\|
*	Using std::vector<RTLIL::State> instead of RTLIL::Const for ↵	Clifford Wolf	2014-09-01
\| \| \| \|	RTLIL::SigChunk::data
*	Added design->scratchpad	Clifford Wolf	2014-08-30
\|
*	RIP $safe_pmux	Clifford Wolf	2014-08-14
\|
*	More cleanups related to RTLIL::IdString usage	Clifford Wolf	2014-08-02
\|
*	Replaced sha1 implementation	Clifford Wolf	2014-08-01
\|
*	Renamed port access function on RTLIL::Cell, added param access functions	Clifford Wolf	2014-07-31
\|
*	Using log_assert() instead of assert()	Clifford Wolf	2014-07-28
\|
*	Refactoring: Renamed RTLIL::Design::modules to modules_	Clifford Wolf	2014-07-27
\|
*	Refactoring: Renamed RTLIL::Module::cells to cells_	Clifford Wolf	2014-07-27
\|
*	Refactoring: Renamed RTLIL::Module::wires to wires_	Clifford Wolf	2014-07-27
\|
*	Manual fixes for new cell connections API	Clifford Wolf	2014-07-26
\|
*	Changed users of cell->connections_ to the new API (sed command)	Clifford Wolf	2014-07-26
\| \| \| \| \| \| \| \| \|	git grep -l 'connections_' \| xargs sed -i -r -e ' s/(->\|\.)connections_\["([^"])"\] = (.);/\1set("\2", \3);/g; s/(->\|\.)connections_\["([^"])"\]/\1get("\2")/g; s/(->\|\.)connections_.at$"([^"])"$/\1get("\2")/g; s/(->\|\.)connections_.push_back/\1connect/g; s/(->\|\.)connections_/\1connections()/g;'
*	Renamed RTLIL::{Module,Cell}::connections to connections_	Clifford Wolf	2014-07-26
\|
*	Use only module->addCell() and module->remove() to create and delete cells	Clifford Wolf	2014-07-25
\|
*	SigSpec refactoring: using the accessor functions everywhere	Clifford Wolf	2014-07-22
\|
*	SigSpec refactoring: renamed chunks and width to __chunks and __width	Clifford Wolf	2014-07-22
\|
*	Improved handling of reg init in opt_share and opt_rmdff	Clifford Wolf	2014-02-04
\|
*	Improved opt_share for reduce cells	Clifford Wolf	2013-03-29
\|
*	Improved opt_share for commutative standard cells	Clifford Wolf	2013-03-29
\|
*	Added help messages for opt_* passes	Clifford Wolf	2013-03-01
\|
*	Moved stand-alone libs to libs/ directory and added libs/subcircuit	Clifford Wolf	2013-02-27
\|
*	initial import	Clifford Wolf	2013-01-05