index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
/
techmap
/
dfflibmap.cc
Commit message (
Expand
)
Author
Age
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
*
Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys
Clifford Wolf
2014-03-11
*
Fixed dfflibmap for cell libraries with no set-reset-ff
Clifford Wolf
2014-02-15
*
renamed LibertyParer to LibertyParser
Clifford Wolf
2014-01-14
*
Fixed dfflibmap for unused output ports
Clifford Wolf
2013-12-21
*
Now prefer smallest cells in dfflibmap
Clifford Wolf
2013-12-21
*
Cleanup of dfflibmap cellmap exploration code
Clifford Wolf
2013-12-20
*
Further improved dfflibmap cellmap exploration
Clifford Wolf
2013-12-20
*
Fixed dfflibmap endless-loop bug
Clifford Wolf
2013-12-20
*
Prefer non-inverted clocks in dfflibmap
Clifford Wolf
2013-12-19
*
Renamed "placeholder" to "blackbox"
Clifford Wolf
2013-11-22
*
Added placeholder check to dfflibmap and cleaned up some other placeholder ch...
Clifford Wolf
2013-10-31
*
Added support for sr flip-flops to dfflibmap
Clifford Wolf
2013-10-24
*
Moved dfflibmap from passes/dfflibmap to passes/techmap
Clifford Wolf
2013-10-16