Commit message (Collapse) | Author | Age | |
---|---|---|---|
* | Added $tribuf and $_TBUF_ sim models | Clifford Wolf | 2015-08-16 |
| | |||
* | Added $tribuf and $_TBUF_ cell types | Clifford Wolf | 2015-08-16 |
| | |||
* | Another block of spelling fixes | Larry Doolittle | 2015-08-14 |
| | | | | Smaller this time | ||
* | Adjust makefiles to work with out-of-tree builds | Clifford Wolf | 2015-08-12 |
| | | | | This is based on work done by Larry Doolittle | ||
* | Added WORDS parameter to $meminit | Clifford Wolf | 2015-07-31 |
| | |||
* | Added "synth -nofsm" | Clifford Wolf | 2015-07-02 |
| | |||
* | Fixed trailing whitespaces | Clifford Wolf | 2015-07-02 |
| | |||
* | Added "synth -nordff -noalumacc" | Clifford Wolf | 2015-06-15 |
| | |||
* | Added simplemap $lut support | Clifford Wolf | 2015-04-27 |
| | |||
* | make all vector-size related integer params in $mem sim model signed | Clifford Wolf | 2015-04-05 |
| | | | | | | this fixes iverilog crashes such as the following: warning: verinum::as_long() truncated 32 bits to 31, returns 2147483647 draw_net_input.c:711: Error: malloc() ran out of memory. | ||
* | Added $_MUX4_, $_MUX8_, and $_MUX16_ cell types | Clifford Wolf | 2015-04-05 |
| | |||
* | Added $assume cell type | Clifford Wolf | 2015-02-26 |
| | |||
* | Added "stat" to "synth" and "synth_xilinx" | Clifford Wolf | 2015-02-15 |
| | |||
* | Added final checks to "synth" and "synth_xilinx" | Clifford Wolf | 2015-02-15 |
| | |||
* | Smaller default parameters in $mem simlib model | Clifford Wolf | 2015-02-15 |
| | |||
* | Added $meminit support to "memory" command | Clifford Wolf | 2015-02-14 |
| | |||
* | Added $meminit cell type | Clifford Wolf | 2015-02-14 |
| | |||
* | Added "check" command | Clifford Wolf | 2015-02-13 |
| | |||
* | Some test related fixes | Clifford Wolf | 2015-02-12 |
| | | | | (incl. removal of three bad test cases) | ||
* | Added "make mklibyosys", some minor API changes | Clifford Wolf | 2015-02-01 |
| | |||
* | Added "fsm -encfile" | Clifford Wolf | 2015-01-30 |
| | |||
* | Added $equiv cell type | Clifford Wolf | 2015-01-19 |
| | |||
* | Added cells.lib | Clifford Wolf | 2015-01-16 |
| | |||
* | Added add_share_file Makefile macro | Clifford Wolf | 2015-01-08 |
| | |||
* | Progress in memory_bram | Clifford Wolf | 2015-01-03 |
| | |||
* | Added proper clkpol support to memory_bram | Clifford Wolf | 2015-01-02 |
| | |||
* | New $mem simlib model | Clifford Wolf | 2015-01-02 |
| | |||
* | Fixed simlib entries for $memrd and $memwr | Clifford Wolf | 2014-12-30 |
| | |||
* | Fixed build with SMALL=1 | Clifford Wolf | 2014-12-30 |
| | |||
* | Improvements in simplemap api, added $ne $nex $eq $eqx support | Clifford Wolf | 2014-12-24 |
| | |||
* | Removed UTF-8 chars from techmap.v | Clifford Wolf | 2014-12-12 |
| | |||
* | Added $dffe cell type | Clifford Wolf | 2014-12-08 |
| | |||
* | Added $_DFFE_??_ cell types | Clifford Wolf | 2014-12-08 |
| | |||
* | Added "abc" label in synth script | Clifford Wolf | 2014-10-31 |
| | |||
* | Added "opt -full" alias for all more aggressive optimizations | Clifford Wolf | 2014-10-31 |
| | |||
* | Added $_BUF_ cell type | Clifford Wolf | 2014-10-03 |
| | |||
* | namespace Yosys | Clifford Wolf | 2014-09-27 |
| | |||
* | Improvements in "synth" script | Clifford Wolf | 2014-09-18 |
| | |||
* | Fixed $macc simlib model for zero-config | Clifford Wolf | 2014-09-16 |
| | |||
* | Added "synth" command | Clifford Wolf | 2014-09-14 |
| | |||
* | Using alumacc in techmap.v | Clifford Wolf | 2014-09-14 |
| | |||
* | Fixed simlib $macc model for xilinx xsim | Clifford Wolf | 2014-09-08 |
| | |||
* | Simplified $fa undef model | Clifford Wolf | 2014-09-08 |
| | |||
* | Fixes and cleanups for blackbox.v | Clifford Wolf | 2014-09-08 |
| | |||
* | Added $lcu cell type | Clifford Wolf | 2014-09-08 |
| | |||
* | Added "$fa" cell type | Clifford Wolf | 2014-09-08 |
| | |||
* | Using maccmap for $macc and $mul techmap | Clifford Wolf | 2014-09-07 |
| | |||
* | Various bug fixes (related to $macc model testing) | Clifford Wolf | 2014-09-06 |
| | |||
* | Added $macc SAT model | Clifford Wolf | 2014-09-06 |
| | |||
* | Added $macc simlib model (also use as techmap rule for now) | Clifford Wolf | 2014-09-06 |
| |