index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
/
fsm
Commit message (
Expand
)
Author
Age
*
Fixed fsm_extract for wreduced muxes
Clifford Wolf
2014-08-08
*
No implicit conversion from IdString to anything else
Clifford Wolf
2014-08-02
*
More cleanups related to RTLIL::IdString usage
Clifford Wolf
2014-08-02
*
Renamed port access function on RTLIL::Cell, added param access functions
Clifford Wolf
2014-07-31
*
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
Clifford Wolf
2014-07-31
*
Using log_assert() instead of assert()
Clifford Wolf
2014-07-28
*
Added log_cmd_error_expection
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Design::modules to modules_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
*
Changed a lot of code to the new RTLIL::Wire constructors
Clifford Wolf
2014-07-26
*
Added RTLIL::Cell::has(portname)
Clifford Wolf
2014-07-26
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
*
Various small fixes (from gcc compiler warnings)
Clifford Wolf
2014-07-23
*
Removed RTLIL::SigSpec::optimize()
Clifford Wolf
2014-07-23
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 3/3
Clifford Wolf
2014-07-23
*
Refactoring {SigSpec|SigChunk}(RTLIL::Wire *wire, ..) constructor -- step 2/3
Clifford Wolf
2014-07-23
*
SigSpec refactoring: cleanup of old SigSpec usage in fsm_* commands
Clifford Wolf
2014-07-22
*
fixed memory leak in fsm_opt
Clifford Wolf
2014-07-22
*
SigSpec refactoring: change RTLIL::SigSpec::chunks() to be read-only, created...
Clifford Wolf
2014-07-22
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
*
Merged a few fixes for non-posix systems from github.com/Siesh1oo/yosys
Clifford Wolf
2014-03-11
*
Fixes in fsm detect/extract for better detection of non-fsm circuits
Clifford Wolf
2013-12-06
*
Replaced RTLIL::Const::str with generic decoder method
Clifford Wolf
2013-12-04
*
Added detection for endless recursion in fsm_detect pass
Clifford Wolf
2013-10-30
*
Some fixes to improve determinism
Clifford Wolf
2013-08-09
*
Sort ctrl signals in fsm_extract
Clifford Wolf
2013-08-08
*
Renamed opt_rmunused to opt_clean
Clifford Wolf
2013-06-05
*
Added -nodetect option to fsm pass
Clifford Wolf
2013-05-24
*
Improved FSM one-hot encoding, added binary encoding
Clifford Wolf
2013-05-24
*
fsm_export: optionally use binary state encoding as state names instead of
Johann Glaser
2013-04-05
*
fsm_export: specify KISS filename on command line
Johann Glaser
2013-04-05
*
Improved method for finding fsm_expand candidates
Clifford Wolf
2013-03-25
*
Changed fsm_expand to merge multiplexers more aggressively
Clifford Wolf
2013-03-24
*
fixed typos
Johann Glaser
2013-03-18
*
Added [[CITE]] tags to abc and fsm_extract passes
Clifford Wolf
2013-03-15
*
Added help messages for fsm_* passes
Clifford Wolf
2013-03-01
*
"fsm_export" pass: fix KISS file generation.
Martin Schmölzer
2013-02-23
*
Add support for "fsm_export" synthesis attributes to fsm_export pass.
Martin Schmölzer
2013-01-08
*
Copy attributes from state signal to fsm cell
Clifford Wolf
2013-01-05
*
initial import
Clifford Wolf
2013-01-05