index
:
yosys
master
Debian dgit repo for package yosys
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
passes
/
opt
/
opt_share.cc
Commit message (
Expand
)
Author
Age
*
Refactoring: Renamed RTLIL::Module::cells to cells_
Clifford Wolf
2014-07-27
*
Refactoring: Renamed RTLIL::Module::wires to wires_
Clifford Wolf
2014-07-27
*
Manual fixes for new cell connections API
Clifford Wolf
2014-07-26
*
Changed users of cell->connections_ to the new API (sed command)
Clifford Wolf
2014-07-26
*
Renamed RTLIL::{Module,Cell}::connections to connections_
Clifford Wolf
2014-07-26
*
Use only module->addCell() and module->remove() to create and delete cells
Clifford Wolf
2014-07-25
*
SigSpec refactoring: using the accessor functions everywhere
Clifford Wolf
2014-07-22
*
SigSpec refactoring: renamed chunks and width to __chunks and __width
Clifford Wolf
2014-07-22
*
Improved handling of reg init in opt_share and opt_rmdff
Clifford Wolf
2014-02-04
*
Improved opt_share for reduce cells
Clifford Wolf
2013-03-29
*
Improved opt_share for commutative standard cells
Clifford Wolf
2013-03-29
*
Added help messages for opt_* passes
Clifford Wolf
2013-03-01
*
Moved stand-alone libs to libs/ directory and added libs/subcircuit
Clifford Wolf
2013-02-27
*
initial import
Clifford Wolf
2013-01-05